搜索资源列表
sdram_vhd_134.zip
- Xilinx Sdram控制器VHDL源代码
sl361_schematic-gerber
- fpga-sdram开发板-sch,本原理图是xilinx公司s3系列开发板的sdram-- SDRAM development board - sch, the diagram is Xilinx companies s3 series of development board SDRAM
ddr_verilog_xilinx
- DDR(双速率)SDRAM控制器参考设计,xilinx提供-DDR (double data rate) SDRAM controller reference design for Xilinx
my_fifo_vhdl
- XILINX的FPGA实现的双口ram源码,可作为dsp\\SDRAM和pci桥接作用,可直接使用,实际工程通过。-XILINX FPGA Implementation of the dual-port ram source, as dsp \\ SDRAM and pci bridge, and can be used directly, through practical projects.
xst3_video
- xst3_video.ZIP是基于XILINX的XST3开发板的视频采集源码,里面有SDRAM control
DDR_SDRAM_DesignSummarize
- 基于Xilinx Spartan系列开发板的DDR SDRAM设计方案及经验总结!
sdram_control.RAR
- 基于XILINX FPGA的SDRAM 控制器代码。VERILOG HDL代码编写-SDRAM CONTROLER
Linux_bc
- 对vga接口做了详细的介绍,并且有一 ·三段式Verilog的IDE程序,但只有DMA ·电子密码锁,基于fpga实现,密码正 ·IIR、FIR、FFT各模块程序设计例程, ·基于逻辑工具的以太网开发,基于逻 ·自己写的一个测温元件(ds18b20)的 ·光纤通信中的SDH数据帧解析及提取的 ·VHDL Programming by Example(McGr ·这是CAN总线控制器的IP核,源码是由 ·FPGA设计的SDRAM控制器,有仿真代码 ·xili
sdramc_vhdl
- Xilinx提供的SDRAM控制器参考设计(VHDL)-SDRAM controller reference design (VHDL) designed by Xilinx
sdram_vhd_134
- Design Descr iption: The SDRAM controller is designed for a Virtex device. It s simulated with Micron SDRAM models. The design is verified with backannotated simulation at 125MHz. For a full functional descr iption see Application Note 134: h
EDK_lab_chinese
- Almighty-EDK开发套件是一款以Xilinx最新90ns工艺的Spartan3S700A FPGA为核心,以 USB2.0及RJ45,VGA,AC97接口应用为主要针对市场的产品,利用Almighty开发板上的高效低成 本ADC及FPGA外围大容量SDR SDRAM、Nor Flash存储器,配合使用FPGA内部的乘法器单元、 逻辑单元及MicroBlaze软核处理器,用户可以搭建强大的SOC应用平台,同时Almighty开发套件支 持通过USB2.0/RS232等PC接
400-Mbs-DDR-Controller
- 这个应用描述了怎样在Xilinx环境下,通过MIG实现DDR控制器-Synthesizable 400 Mbs DDR SDRAM Controller
DDR3_user_design
- 在Xilinx开发环境ISE13.2上用MIG产生的DDR3 SDRAM控制器,里面生成了Core,可用于DDR3读写控制-On the Xilinx development environment ISE13.2 generated with MIG DDR3 SDRAM controller, which generates the Core, DDR3 can be used to read and write control
PCIeDDR2add
- PCIE-DDR2-双通道ADDA板主要用于AD数据的记录与回放。该板主要使用Xilinx公司的Virtex5 FPGA,通过PCIE IP核与主机通讯,存储系统包括DDR2 SDRAM和FLASH,为各种软件无线电技术的应用提供了一个非常强大的单插槽收发器解决方案。-PCIE-DDR2 dual-channel ADDA board is mainly used for the AD data recording and playback. The board Virtex5 the FPGA
verilog
- it is xilinx SDR SDRAM controller core
sdram_controller_latest.tar
- This project implements a DDR2-SDRAM Controller on a Xilinx Spartan-3A Board
ddr_sdr
- DDR SDRAM Controller Core - has been designed for use in XILINX Virtex II FPGAs - works with DDR SDRAM Device MT46V16M16 without changes - may be easily adapted to any other DDR SDRAM device-DDR SDRAM Controller Core - has been designe
SDRAM-and-FIFO-for-DE1-SoC-master
- Verilog TUTORIAL for beginners. We had earlier published a Verilog tutorial that made use of the Xilinx ISE Simulator.